RAJA R I is a Principal Engineer-Analog Layout at Microchip Technology Inc. with previous experience as a Senior Layout Design Engineer at Mirafra Technologies, and as a Design Engineer at QuEST Global and Rambus. Their expertise lies in Full custom analog layout, IO cell layout, and standard cell layout using industry standard EDA tools such as Cadence Virtuoso.
This person is not in the org chart
This person is not in any offices