Diogo Santana is a Senior Staff Analog Design Engineer at Impinj, specializing in RF IC design for RFID applications. Diogo holds a Master’s degree in Microelectronics from the Federal University of Rio Grande do Sul and is currently a PhD candidate at the same institution, focusing on all-digital CMOS transmitters. They have filled three patents to date and have previous experience as an RF IC Designer at CEITEC S.A. and a Lead Application Engineer at Cadence Design Systems. Diogo has also contributed to academic research as a visiting student at Queen's University and has a background in Analog and RF circuit design.
Location
Porto Alegre, Brazil
This person is not in any teams
This person is not in any offices