ÂÜÀòÂÒÂ×

Sainath Reddy is currently a Principal Member of Technical Staff at AMD, specializing in FPGA partitioning algorithms for HAPS-ProtoCompiler. With 16 years of experience in FPGA place and route algorithms development, Sainath previously held roles at companies such as Xilinx and Calypto Design Systems, where they worked on various aspects of software product development and project cycles. Sainath earned an M.Tech in Integrated Electronics and Circuits from the Indian Institute of Technology, Delhi, following a B.Tech in Electronics and Communications from JNT University.